Dr-Noob
|
d56f7ffd14
|
[v0.96] Fix segfault when invalid cache size is found
|
2021-04-06 12:56:44 +02:00 |
|
Dr-Noob
|
7420792ef5
|
[v0.95] Fetch topology extensions field in AMD processors
|
2021-03-30 10:39:27 +02:00 |
|
Dr-Noob
|
db32cccd91
|
[v0.95] Add --raw option
|
2021-03-15 21:49:47 +01:00 |
|
Dr-Noob
|
a8d8ac2e91
|
[v0.95] Temporarily disable cache sanity checks
|
2021-03-06 22:13:32 +01:00 |
|
Dr-Noob
|
e21ca95da8
|
[0.95][x86] Merge bugfix branch, which adds macOS support to cpufetch
|
2021-01-14 18:46:41 +01:00 |
|
Dr-Noob
|
3bac5cbfe2
|
[v0.95][x86] Print CPUID 0x1 EAX register with debug flag
|
2021-01-10 22:03:25 +01:00 |
|
Dr-Noob
|
04f0bfcbde
|
[v0.94][x86] Add uarch detection for Intel families derived from Kaby Lake
|
2021-01-10 22:01:17 +01:00 |
|
Dr-Noob
|
697a921042
|
[X86] Avoid checking /sys directory in macOS to find frequency
|
2021-01-10 09:01:50 +01:00 |
|
Dr-Noob
|
3b624f3025
|
[X86] Fix bug where unknown hypervisor caused a segfault. This should solve issue #38
|
2021-01-05 17:37:26 +01:00 |
|
Dr-Noob
|
2494b56a49
|
[X86] Fix compilation error in MacOS. MacOS does not provide any method to bin threads to cores, so its pretty hard to get apic ids. This first approach is really dark and I hope I can improve it in the future
|
2021-01-05 17:35:57 +01:00 |
|
Dr-Noob
|
797c708f2d
|
[v0.94][x86] Consider missing frequency file in x86_64 as a bug if no hypervisor is present. Took this idea from issue #37. Add if hypervisor is present to debug mode to prevent more confusions in the future
|
2020-12-29 00:09:01 +01:00 |
|
Dr-Noob
|
56a1da3428
|
[v0.94] Do not consider missing frequency file in x86_64 as a bug. Fix typos
|
2020-12-26 08:52:14 +01:00 |
|
Dr-Noob
|
01e22b8090
|
[v0.94] Fix compilation issues
|
2020-12-01 16:13:38 +01:00 |
|
Dr-Noob
|
b1f3196e0d
|
[v0.94] Refactor CPU features in a separate struct. Remove x86 debug functions
|
2020-12-01 12:16:12 +01:00 |
|
Dr-Noob
|
89e5e30e53
|
[v0.91][X86][BUGFIX] Fix annoying compilation issue
|
2020-11-26 13:05:14 +01:00 |
|
Dr-Noob
|
fbea497740
|
[v0.89] Change freq from int64 to int32, which fixes a compilation issue. Fix Makefile in Windows
|
2020-11-24 12:52:42 +01:00 |
|
Dr-Noob
|
fcb2c716db
|
[v0.87][FREQ] Frequency in udev is now fetched as a per core basis. Before this commit, freq was always fetched from core 0. This allows ARM do detect the max frequency of each of the cores (which may or may not be the same in all of them)
|
2020-11-22 10:23:02 +01:00 |
|
Dr-Noob
|
0875c4d425
|
[v0.87][ARM] cpuInfo now holds all the structs (freq, cache, etc), instead of having them separated. This allows ARM to represent a single CPU, because from its pointer, it is able to access the specific frequency, cache, etc
|
2020-11-22 09:57:50 +01:00 |
|
Dr-Noob
|
50931ee94d
|
[v0.86][BUGFIX] Fix print format for hex values
|
2020-11-21 16:45:51 +01:00 |
|
Dr-Noob
|
42ade63746
|
[v0.86][BUGFIX] Add old AMD CPUs cache fix to master branch
|
2020-11-21 16:41:08 +01:00 |
|
Dr-Noob
|
e4a4e13d56
|
[v0.82][BUGFIX] Using 0x80000006 in new AMD CPUs outputs wrong L3 size since it reports the full size instead the size of a single L3. Use old method just when is necessary
|
2020-11-21 16:37:51 +01:00 |
|
Dr-Noob
|
7d707916fb
|
[v0.86][OPTIONS] Replace levels option with debug option, which does the same on x86, but also exists on ARM, which prints MIDR registers (need work to be properly implemented)
|
2020-11-18 23:41:42 +01:00 |
|
Dr-Noob
|
b978ddc83d
|
[v0.82][BUGFIX] Issue #33: Use 0x80000006 for cache fetching in AMD, instead of 0x8000001D. This means that a different approach in Intel and AMD CPUs
|
2020-11-07 10:48:48 +01:00 |
|
Dr-Noob
|
4f1722ead6
|
[v0.81][ARM][Refactoring] Refactoring and very basic ARM support
|
2020-11-05 13:44:46 +01:00 |
|
Dr-Noob
|
f4f68287aa
|
[v0.8][Refactoring] Refactoring ARM code and source code tree
|
2020-11-05 11:01:46 +01:00 |
|
Dr-Noob
|
1fad4fd10b
|
[v0.8][ARM] Building support in ARM
|
2020-11-05 09:28:41 +01:00 |
|