mirror of
https://github.com/Dr-Noob/cpufetch.git
synced 2026-03-25 16:00:39 +01:00
[v1.03][RISCV] Add support for RISCV extensions
This commit is contained in:
@@ -3,6 +3,32 @@
|
||||
|
||||
#include "../common/cpu.h"
|
||||
|
||||
struct extension {
|
||||
int id;
|
||||
char* str;
|
||||
};
|
||||
|
||||
// https://en.wikichip.org/wiki/risc-v/standard_extensions
|
||||
// Included all except for G
|
||||
static const struct extension extension_list[] = {
|
||||
{ 'i' - 'a', "(I) Integer Instruction Set" },
|
||||
{ 'm' - 'a', "(M) Integer Multiplication and Division" },
|
||||
{ 'a' - 'a', "(A) Atomic Instructions" },
|
||||
{ 'f' - 'a', "(F) Single-Precision Floating-Point" },
|
||||
{ 'd' - 'a', "(D) Double-Precision Floating-Point" },
|
||||
{ 'q' - 'a', "(Q) Quad-Precision Floating-Point" },
|
||||
{ 'l' - 'a', "(L) Decimal Floating-Point" },
|
||||
{ 'c' - 'a', "(C) Compressed Instructions" },
|
||||
{ 'b' - 'a', "(B) Double-Precision Floating-Point" },
|
||||
{ 'j' - 'a', "(J) Dynamically Translated Languages" },
|
||||
{ 't' - 'a', "(T) Transactional Memory" },
|
||||
{ 'p' - 'a', "(P) Packed-SIMD Instructions" },
|
||||
{ 'v' - 'a', "(V) Vector Operations" },
|
||||
{ 'n' - 'a', "(N) User-Level Interrupts" },
|
||||
{ 'h' - 'a', "(H) Hypervisor" },
|
||||
{ 's' - 'a', "(S) Supervisor-level Instructions" }
|
||||
};
|
||||
|
||||
struct cpuInfo* get_cpu_info(void);
|
||||
char* get_str_topology(struct cpuInfo* cpu, struct topology* topo);
|
||||
char* get_str_extensions(struct cpuInfo* cpu);
|
||||
|
||||
Reference in New Issue
Block a user